Abstract-Negative bias temperature (NBT) instability of p-MOSFETs with ultrathin SiON gate dielectric has been investigated under various gate bias configurations. The NBT-induced interface trap density (1 it ) under unipolar bias is essentially lower than that under static bias, and is almost independent of the stress frequency up to 10 MHz. On the contrary, 1 it under bipolar pulsed bias of frequency larger than about 10 kHz is significantly enhanced and exhibits a strong frequency dependence, which has faster generation rate and smaller activation energy as compared to other stress configurations. The degradation enhancement is attributed to the energy to be contributed by the recombination of trapped electrons and free holes upon the silicon surface potential reversal from accumulation to inversion.
I. INTRODUCTION
N EGATIVE bias temperature instability (NBTI) of p-channel MOSFETs, originated from generations of interface traps and fixed charges due to the dissociation of Si-H bonds at and near the SiO /Si interface, has become a severe limiting factor for continuous scaling down of ultra-large-scale integration (ULSI) devices [1] . Recent dynamic NBTI studies show that the NBTI degradation at ac operation is significantly reduced and the device lifetime can be prolonged as compared to dc ones [2] - [6] . The reason is believed that the interface traps generated during the on-state (gate voltage ) can be partially recovered during the subsequent off-state due to the electrical passivation (EP) effect of the negative bias temperature (NBT)-induced Si dangling bonds. It is also known that positive BT (PBT) stress has much smaller degradation on pMOSFETs than NBT stress [7] . Furthermore, the positive gate bias annealing after NBT stress exhibits the same [8] or even larger [1] , [2] EP effect than that of . It implies that the ac NBT stress with at the off-state, namely bipolar pulsed BT (BBT) stress, may have the similar or even lower degradation than the unipolar NBT stress. However, as will be shown in this letter, the degradation under BBT stress depends strongly on frequency. This degradation enhances significantly under high-frequency BBT stresses, and its mechanism is studied in this letter.
II. DEVICES AND INTERFACE TRAP MEASUREMENT
PMOSFETs with P poly-Si gate, nitrided gate oxide and lightly doped drain structure were fabricated on n-well of p-Si(100) substrates using a standard CMOS process [9] . Plasma-nitrided SiON gate dielectric has a base SiO of 2.0 nm physical thickness and peak nitrogen concentration of 12% near the poly-Si/SiO interface, as estimated from secondary ion mass spectroscopy. The channel width is 10 m and the length is between 0.28-0.44 m. BT stress was performed by applying a dc or pulsed voltage with square waveform of 50% duty factor and less than 8-ns rise and fall time on the gate electrode while other electrodes were grounded. The waveform keeps its normal square form up to 10 MHz as monitored by an oscilloscope. The stress temperature was set at 125 C unless specifically noted. Immediately after stress interruption, the interface trap density was probed using a modified direct-current current-voltage (DCIV) method at the same temperature [10] . Each stress was carried out on a fresh device with initial of cm .
III. RESULTS AND DISCUSSION
Fig. 1(a) shows after static and unipolar pulsed NBT stresses, i.e., switched between and , as a function of frequency at different , here is the amplitude of the stress voltage. The measurement error of is estimated to be less than cm [10] . To compare at the same real stress time, the nominal stress time for dynamic NBT (DNBT) is twice of that for static NBT (SNBT). In agreement with the previous reports [2] - [6] , DNBT creates generally lower than SNBT due to the partial recovery at the "off" state during the ac stress, and is almost independent of the stress frequency up to 10 MHz. Because the recovery occurs as soon as the stress is stopped [4] , and there is an unavoidable waiting time ( s in our case) before measurement, the measured suffers an unintentional recovery. Fortunately, a qualitative comparison is still available because it is expected that this recovery has similar ratio for all . Fig. 1(b) shows that, under bipolar BT stresses, i.e., switched between and is almost independent of frequency at the low-frequency region, while it increases with frequency at frequencies larger than kHz. This increase is more rapid at higher . At 10 MHz, at 2.9 V is close to that at 2. The data of dc stresses are also shown for comparison, whose nominal stress time is 500 s. Inset is a schematic waveform applied on the gate. been broken. The effect of positive voltage in an unsymmetrical bipolar BT stress is shown in Fig. 2 , where the negative voltage V of the stress waveform was fixed to V, while was changed from 0 (unipolar) to V (bipolar) at 1 and Hz. At the low frequency, is almost independent of , while at the high frequency, increases with substantially. It has been known [7] , and also confirmed in Fig. 1(a) , that under PBT stress (both as and dc) on fresh devices is very small. Moreover, positive bias on NBT-stressed devices exhibits the same [8] or even larger [1] , [2] recovery than the zero bias. Therefore, above evidence strongly suggests that an additional generation occurs under high-frequency bipolar BT stress. The amount of this additional exceeds the recovery component at the off-state of the ac stress cycle, and depends strongly on both frequency and . The time evolution of is shown in inset of Fig. 3 for four typical stress configurations, i.e., bipolar and Hz, unipolar Hz and dc. They all obey a fractional power-law on time within the measurement duration:
, where C and n are constants, and t is the iterated NBT stress time. Fig. 3 shows the exponent n, which was extracted by a linear fitting, as a function of stress frequency. Except at high-frequency bipolar BT stresses, exponents are close to a ubiquitous value 0.25, indicating that generation under these BT stresses obeys a well-accepted diffusion-limited reaction-diffusion model [11] . On the contrary, under high-frequency bipolar BT stress has a fast and frequency-dependent generation rate. Fig. 4 shows under five typical NBT stress configurations as a function of the reciprocal of the stress temperature. From the linear fitting of these Arrhenius plots, the activation energy E was extracted to be 0.156, 0.164, 0.191, 0.184, and 0.193 eV for bipolar and 1 Hz, unipolar Hz and dc stresses, respectively. E at high-frequency bipolar stress has a slightly, but distinguishable, smaller value than that at other stresses. The above E difference can not be simply explained by a measurement error of E , which is expected to be eV in our case mainly due to the difference in measurement temperatures [10] , and also can not be explained by the device size effect because the E values at the unipolar Hz stress extracted from two series samples with the channel length of 0.28 and 0.32 m respectively exhibits a difference smaller than 0.01 eV. The large n and the small E of (both are frequency-dependent) indicate that the additional generation dominates under high-frequency bipolar BT stress and the device lifetime deceases significantly with increasing the frequency of the bipolar bias.
Similar frequency-dependent enhancement was also observed in nMOSFETs performed by bipolar oxide field stresses (room temperature and high stress voltage) [12] , [13] , and the enhancement was attributed to the charge pumping current I [12] . We suppose that the similar mechanism also play a key role in the bipolar pulsed BT stress on pMOSFETs, i.e., the Si-H bond breaking can be accelerated by energy to be contributed by the recombination of trapped electrons at or near the Si-SiO interface with the free holes upon the Si surface potential reversal from accumulation to inversion when is switched from to , which is similar to I in the nMOSFET case. Unfortunately, such an I -like current can not be distinguished due to an overwhelming gate tunneling component through the ultrathin gate oxide [12] . However, a close correlation between this I -like current increase and the enhancement can be expected as it is well known that I depends on and is linearly proportional to frequency [14] , and I is negligible at unipolar stress or at low-frequency bipolar stress. Furthermore, the new generated interface traps also contribute to I , and larger I generates more , therefore this is a positive feedback process. It qualitatively explains the steeper increase of with frequency and , as shown in Figs. 1(b) and 2, than that of conventional I [14] . However, I will saturate when is larger than the flatband voltage , while Fig. 2 shows that still increases with . A possible reason is that the carriers can obtain larger energy from the gate electric field when becomes larger. More detailed model about the enhancement mechanism is being developed.
In conclusion, the device degradation is significantly enhanced under high-frequency bipolar pulsed BT stress on pMOSFETs.
under this stress has faster generation rate and smaller activation energy than that under other stress configurations. This additional generation is related to the I -like current. Special attention should be taken if devices are operated at high-frequency bipolar gate bias.
